12:18 p.m.
Hello everyone,
The GSOC deadline is over and I would not be able to submit a propsal,
however I would still like to contribute this independent of GSOC as I see
a strong opportunity to learn something valuable.
I went through the entire source code, but I was unable to find any
reference to Xilinx blocks in the source code. Is it generated from the
Chisel source code? Please provide pointers
Yours sincerely,
Nishant
12:58 p.m.
On 25 March 2016 at 16:18, Nishant Pani <np661944(a)gmail.com> wrote:
Hello everyone,
The GSOC deadline is over and I would not be able to submit a propsal,
however I would still like to contribute this independent of GSOC as I see
a strong opportunity to learn something valuable.
Hi Nishant. First of all, we'd warmly welcome contributions from you -
I'll let Wei say more about the current source code organisation. I
will just point out that there are actually 2 hours left to submit a
proposal for GSoC.
Best,
Alex
12:11 p.m.
Alex and Stefan,
Thanks a lot. Can you tell me what is the purpose of socip folder in the
source code? It doesn't make sense to me why you would include that UART
folder when you are already using Xilinx's IP for the UART controller
Sincerely,
Nishant
2:34 p.m.
-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1
On 26.03.2016 17:11, Nishant Pani wrote:
Alex and Stefan,
Thanks a lot. Can you tell me what is the purpose of socip folder
in the source code? It doesn't make sense to me why you would
include that UART folder when you are already using Xilinx's IP for
the UART controller
Sincerely, Nishant
It is essentially a git submodule, meaning it is another git
repository linked in. I think the UART was used in some other branch
or so.
Best,
Stefan
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v2
iEYEARECAAYFAlb21hoACgkQuMYtsrn2U9zG3gCcDe5ZJhHGdbFez3TRHsOpL17S
88oAn2urV/SVU4AW0JVQunK21l539APK
=1jWt
-----END PGP SIGNATURE-----
2:16 p.m.
-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1
On 25.03.2016 17:18, Nishant Pani wrote:
Hello everyone,
The GSOC deadline is over and I would not be able to submit a
propsal, however I would still like to contribute this independent
of GSOC as I see a strong opportunity to learn something valuable.
I went through the entire source code, but I was unable to find
any reference to Xilinx blocks in the source code. Is it generated
from the Chisel source code? Please provide pointers
Yours sincerely, Nishant
Hi Nishant,
the Xilinx blocks are generated automatically:
https://github.com/lowRISC/lowrisc-nexys4/blob/b2459b9fafe9336c513c5e7e6
29c87de7595fc45/script/make_project.tcl#L68
Best,
Stefan
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v2
iEYEARECAAYFAlb1gH4ACgkQuMYtsrn2U9z5rACfQCAv/gNemVdg0UolkXCVl17Z
QuwAnjuE+sb+BBgay48kaNAGkaMqsXdV
=oYC4
-----END PGP SIGNATURE-----
2629
days inactive
2630
days old
4 comments
3 participants
participants (3)
-
Alex Bradbury -
Nishant Pani -
Stefan Wallentowitz